Home |
Search |
Today's Posts |
|
Electronic Schematics (alt.binaries.schematics.electronic) A place to show and share your electronics schematic drawings. |
|
LinkBack | Thread Tools | Display Modes |
#1
Posted to alt.binaries.schematics.electronic
|
|||
|
|||
ramp PLL
I knocked up a simulation of my PLL with ramp applied to the
phase error signal to offset the frequency. there are two phase detectors, each with slope over +/- 180' used alternately so the phase ramp offset doesnt push the operating point to the edge of the slope. RF vco is ramped from 100-200mhz and the LO control voltage closely follows this. The IF looks pretty clean too, even when the ramp resets back to 0v. ofc real life always has some surprises. Il be using 2ghz VCOs so il either use an ecl precaler or do they do ecl gate arrays ? some cmos gate arrays are pretty fast not sure if any that will togle at 2ghz. Colin =^.^= |
Thread Tools | Search this Thread |
Display Modes | |
|
|
Similar Threads | ||||
Thread | Forum | |||
ramp for me ma | UK diy | |||
RAMP | Woodworking | |||
Beginner needs a ramp | Woodworking | |||
Pet ramp plans? | Woodworking | |||
How to form an air ramp? | Metalworking |