View Single Post
  #45   Report Post  
Posted to alt.binaries.schematics.electronic,sci.electronics.design,sci.electronics.basics
John Larkin John Larkin is offline
external usenet poster
 
Posts: 1,420
Default ZCD with no Dflops

On Sun, 11 Mar 2012 13:25:58 -0700, Jim Thompson
wrote:

On Sun, 11 Mar 2012 12:57:04 -0700, John Larkin
wrote:

On Sun, 11 Mar 2012 14:01:09 -0500, John Fields
wrote:

[snip]

So, even though the logic between CARRY IN and CARRY OUT may be
combinatorial, it's driven synchronously, so its negative output will
always bear a fixed relationship, in time, to the positive going edge
of the external clock.


You have broken the synchronous nature of the carry chain - and of the
counter's internal logic - by feeding U6 carry in from the
asynchronous comparator output, splattering asynchronous levels all
over the place. You are doing this just to be peverse, to prove
somehow that hairball logic is a good thing. Jim approves.


Nope. Jim has no opinion, since I am not a logic designer and never
claimed to be.

I do approve of Fields jerking you around, though it's getting
tiresome. You are indeed suffering from brachycephalic rectumitis
(otherwise known as "with big head up butt" :-),



You and JF constantly mention things anal and penile. Enjoy!


--

John Larkin, President Highland Technology Inc
www.highlandtechnology.com jlarkin at highlandtechnology dot com

Precision electronic instrumentation
Picosecond-resolution Digital Delay and Pulse generators
Custom timing and laser controllers
Photonics and fiberoptic TTL data links
VME analog, thermocouple, LVDT, synchro, tachometer
Multichannel arbitrary waveform generators