View Single Post
  #9   Report Post  
Posted to sci.electronics.repair
N_Cook N_Cook is offline
external usenet poster
 
Posts: 5,247
Default USB malfunction ?

Taken some readings (not repeated so maybe not pin for pin correct)
EZ-bus
post-POST situation
Logical Analyser LA160 not used yet
pin /function * DVM "volts DC" (steady av voltage of pulse train ) * scope
trace

1 DISCON# * 3.3
2 VCC * 3.3
3 GND * 0
4 CLK24 * 1.6 * 23.997MHz
5 GND * 0
6 GND * 0
7 A0 * 1.5 * high speed data
8 A1 * 1.5 * high speed data
9 A2 * 1.5 * high speed data
10 A3 * 1.4 * high speed data
11 A4 * 1.7 * high speed data
12 A5 * 1.5 * high speed data
13 GND * 0
14 GND * 0
15 A6 * 1.4 * 40uS word length data
16 A7 * 1.2 * 40uS word length data
17 GND * 0
18 AGND * 0
19 XIN * 1.4
20 XOUT * 1.4
21 AVCC * 3.3
22 VCC * 3.3
23 GND * 0
24 EA * 0
25 RESET * 0
26 A8 * 2.3
27 A9 * 0.7
28 A10 * 1
29 A11 * .5
30 PC0/RxD0 * 5
31 PC1/TxD0 * 3.3
32 PC2/INT0# * .08
33 PC3/INT1# * 5
34 A12 * 1.2 * 40uS word length data
35 A13 * .5 * 40uS word length data
36 A14 * .5 * 40uS word length data
37 A15 * .6 * 40uS word length data
38 PC4/T0 * 0
39 PC5/T1 * 3.3
40 PC6/WR# * 3.2
41 PB7/T2out *3,3
42 VCC * 3.3
43 GND * 0
44 PB0/T2 * 0
45 PB1/T2EX * 0
46 PB2/RxD1 * 5
47 PB3/TxD1 * 3.3
48 D0 * .6 * 40uS word length data, 3 level
49 D1 * .7 * 40uS word length data, 3 level
50 D2 * .5 * 40uS word length data, 3 level
51 D3 * .5 * 40uS word length data, 3 level
52 PB4/INT4 * 5
53 PB5/INT5# * 5
54 PB6/INT6 * .07
55 PC7/RD# * .07
56 GND * 0
57 D4 * 1.8 * 40uS word length data, 3 level
58 D5 * .4 * 40uS word length data, 3 level
59 D6 * .9 * 40uS word length data, 3 level
60 D7 * 1.8 * 40uS word length data, 3 level
61 BKPT * 0
62 VCC * 3.3
63 GND * 0
64 SDA * 3.3
65 SCL * 3.3
66 WAKEUP# * 3.3
67 NC * 0
68 PA0/T0out * 3.3
69 PA1/T1out * 0
70 PA2/OE# * 0
71 PA3/CS# * 2.9
72 GND * 0
73 PA4/FWR# * 3.3
74 PA5/FRD# * 3.3
75 PA6/RXD0out * 5
76 PA7/RXD1out * 0
77 USBD- * .04
78 GND * 0
79 USBD+ * 3.3
80 PSEN# * 2.9 * 40uS word length data


24LC128 EEPROM voltages
1, A0, always H
2, A1 ,always L
3, A3 ,always L
4, Vss, 0V
5, SDA, data burst at switch on , about 2sec gap, then burst post POST
6, SCL, clock bursts as p5
7,WP , L
8 , Vcc, 3.3V