View Single Post
  #7   Report Post  
Posted to alt.binaries.schematics.electronic
John Fields John Fields is offline
external usenet poster
 
Posts: 2,022
Default 7 DIGIT 10MHz counter (from sci.electrinics.misc) - 7DIGDSPL-Model.pdf - 7DIGDSPLa-Model.pdf - 7DIGDSPLb.DWG - 7DIGDSPLc-Model.pdf

On Thu, 26 Jun 2008 22:20:21 +0100, "TT_Man"
wrote:


" ---
That part's OK, and the gate time will be determined by how long
ENABLE- stays low and allows the chain to accumulate clocks.

For example, with a precisely 1 second long ENABLE- pulse and an input
clock of 10MHz, the display should read 10000000 from left to right.

The error I was referring to was that with the way the wiring is
shown, for a 1s long ENABLE- pulse the display would read 0000001.

The attachment shows the fix which, BTW, discloses another error and
its fix... one can't display 10000000 with seven digits.

Oh well, practice makes perfect. :-)

JF


What happened to the PDF? I can't read a DWG... I guess a flipflop on the
last digit......


---
Oops...

JF


Attached Files
File Type: pdf 7DIGDSPLc-Model.pdf (203.6 KB, 45 views)