Home |
Search |
Today's Posts |
|
Electronics Repair (sci.electronics.repair) Discussion of repairing electronic equipment. Topics include requests for assistance, where to obtain servicing information and parts, techniques for diagnosis and repair, and annecdotes about success, failures and problems. |
Reply |
|
LinkBack | Thread Tools | Display Modes |
#1
Posted to sci.electronics.repair
|
|||
|
|||
RS Flip Flop
Please comrades I want to find out when a SET states and a RESET state are obtained in an RS flip flop.
The Net has been confusing me with conflicting facts but l know this learned and honored group will settle it for me as you always do is the state determined by the S (SET) input or the Q output? Is the criteria the same for both the NOR and NAND gates? Thank you |
#2
Posted to sci.electronics.repair
|
|||
|
|||
RS Flip Flop
|
#3
Posted to sci.electronics.repair
|
|||
|
|||
RS Flip Flop
On Tuesday, July 14, 2020 at 12:44:51 PM UTC+1, Pimpom wrote:
On 7/14/2020 1:39 PM, wrote: Please comrades I want to find out when a SET states and a RESET state are obtained in an RS flip flop. The Net has been confusing me with conflicting facts but l know this learned and honored group will settle it for me as you always do is the state determined by the S (SET) input or the Q output? Is the criteria the same for both the NOR and NAND gates? Thank you In electronics, as in most things, the output is determined by the input. In its basic form, S (SET) makes the Q output go high. R (RESET) makes the output return to the way it was before, that is, it resets the state of the output. This type of question is best asked in sci.electronics.basics Thank you very much |
Reply |
Thread Tools | Search this Thread |
Display Modes | |
|
|
Similar Threads | ||||
Thread | Forum | |||
From SED (Question on CD4027BE dual J-K flip-flop) | Electronic Schematics | |||
Advice on a CMOS d flip flop frequency divider.. | Electronics |