View Single Post
  #25   Report Post  
Posted to sci.electronics.design,alt.binaries.schematics.electronic,sci.electronics.basics
rickman rickman is offline
external usenet poster
 
Posts: 399
Default Thermometer Code Chip

On 4/12/2015 12:13 AM, Tim Williams wrote:
"rickman" wrote in message
...
The LT part John mentioned must be such a mixture, with a pipeline
delay
less than NOB. Of course, it could always be 100% flash with serdes
pipelines, but... why?

Subranging, yes, that's a good word for it.


I'm not sure what you are saying. They are clearly pipelined, but flash
and not SAR.


Yeah, that's what I mean.

At a glance, here's an example like I was thinking of earlier (and as
Dimitrij mentioned):
http://www.analog.com/media/en/techn...ets/AD9628.pdf
12 bits, propagation delay 16 cycles.


I'm not following what you are saying. This is another pipelined flash
part, not SAR. It has the exact same text on page 25 saying each
pipeline stage has a low resolution flash converter. Maybe they are not
describing it well and these are SAR converters. I don't know why it
would take 16 clocks for a subranging converter. But I do know they
need to do corrections so that may take some of the extra clock cycles.

--

Rick